Design of an Architecture and Instruction-set of a Reconfigurable Asip for Software-defined Radio
نویسندگان
چکیده
This paper presents a new approach that is complete functionality of SDR implemented in an Application Specific Instruction Processor (ASIP). In this paper, we discuss the details of design of architecture for an ASIP for SDR with a single bus and dedicated paths. We explain the instruction-set design for implementation of the SDR functionality and their instruction formats. We have used SystemC language for functional modeling and simulating architecture of an ASIP as well as its instruction-set. Simulation results for chosen instruction set are shown.
منابع مشابه
A Framework for Asip and Multiprocessor Architectures Integration within Reconfigurable Soc and Fpga Devices
Δ˰λϼΨϟ : ΖΒδΘϛ ΪϘϟ ΓΩΪΤϣ ΕΎϘϴΒτΗ ϲϓ ΔμΘΨϤϟ ΕΎΠϟΎόϤϟ (ASIPs) ϲϓ ΔϴΒόη ϝΎΠϣ ΝΎΘϧ· ϟ ϖΎϗή ϥ΄θϟ Ϯϫ ΎϤϛ ϲϓ ρΎγϭϷ ΔϴΜΤΒϟ. ϓ ϲϬ (ASIPs) ˱ ϼΣ ήϓϮΗ ˱ ΎόΟΎϧ ˱ ΎϘϓϮϣ ϦϴΑ Γ˯ΎϔϜϟ ΔϧϭήϤϟϭ ΔΠϣΪϤϟ ΔϤψϧϸϟ ΔΒδϨϟΎΑ ASIP ΪόΘϣ ήΧ ϭ Ω ΠϟΎόϤϟ ΕΎ. 4 ABSTRACT Application-Specific Instruction-set Processors (ASIPs) have gained popularity in production chips as well as in the research community. They offer ...
متن کاملMicro-Profiler : A Fine-grained Application Profiler for ASIP Design
Current Application Specific Instruction set Processor (ASIP) design methodologies are mostly based on iterative architecture exploration that uses Architecture Description Languages (ADLs) and retargetable software development tools. However, for improved design efficiency, additional pre-architecture exploration tools are required to help narrow-down the huge design space and making coarsegra...
متن کاملOn the Feasibility and Limitations of Just-in-Time Instruction Set Extension for FPGA-Based Reconfigurable Processors
Reconfigurable instruction set processors provide the possibility of tailor the instruction set of a CPU to a particular application. While this customization process could be performed during runtime in order to adapt the CPU to the currently executed workload, this use case has been hardly investigated. In this paper, we study the feasibility of moving the customization process to runtime and...
متن کاملVerification Challenges in Configurable Processor Design with ASIP Meister
In this presentation, several verification problems in configurable processor design synthesis are illustrated. Our research group (PEAS Project) has been developing a novel design methodology of configurable processor, that includes higher level processor specification description, HDL description generation from the specification, Flexible Hardware Model (FHM) for resource management for HDL ...
متن کاملGenerating and evaluating application-specific hardware extensions
Modern platform-based design involves the application-specific extension of embedded processors to fit customer requirements. To accomplish this task, the possibilities offered by recent custom/extensible processors for tuning their instruction set and microarchitecture to the applications of interest have to be exploited. A significant factor often determining the success of this process is th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005